

Positive Threshold Voltage Shift in AlGa_N/Ga_N HEMTs and E-Mode Operation By Al_xTi_{1-x}O Based Gate Stack Engineering

Sayak Dutta Gupta¹, Student Member, IEEE, Ankit Soni¹, Vipin Joshi¹, Student Member, IEEE, Jeevesh Kumar, Rudrarup Sengupta, Heena Khand, Bhawani Shankar, Nagaboopathy Mohan, Srinivasan Raghavan, Navakanta Bhat², Fellow, IEEE, and Mayank Shrivastava¹, Senior Member, IEEE

Abstract—In this paper, for the first time, we have experimentally demonstrated enhancement mode (e-mode) AlGa_N/Ga_N high-electron-mobility transistor (HEMT) operation by integrating p-type high- κ Al_xTi_{1-x}O based gate stack. Concentration of Al in Al-Ti-O system was found to be a tuning parameter for the threshold voltage of Ga_N HEMTs. The high- κ properties of Al_xTi_{1-x}O as a function of Al % are studied. Superiority of AlTiO over other p-oxides such as CuO and NiO_x is proven statistically. Using the high- κ and p-type AlTiO, in conjunction with a thinner AlGa_N barrier under gate, 600-V e-mode Ga_N HEMTs are demonstrated with superior on-state performance ($I_{ON} \sim 400$ mA/mm and $R_{ON} = 8.9 \Omega\text{-mm}$) and gate control over channel ($I_{ON}/I_{OFF} = 10^7$, $SS = 73$ mV/dec, and gate leakage < 200 nA/mm), beside improved safe operating area reliability.

Index Terms—AlTiO gate, enhancement mode (e-mode) AlGa_N/Ga_N high-electron-mobility transistors (HEMTs), energy band engineering, p-type metal oxide, ternary oxide.

I. INTRODUCTION

GALLIUM NITRIDE (Ga_N)-based high-electron-mobility transistors (HEMTs) have gained prominence as high power switches [1] in the emerging power semiconductor industry due to their high breakdown field, superior electron mobility as well as saturation velocity, and higher temperature stability. AlGa_N/Ga_N HEMTs are, in principle, depletion mode (d-mode) devices, which is due to inherent 2-dimensional electron gas (2DEG) at the heterointerface

Manuscript received March 1, 2019; revised March 27, 2019; accepted March 30, 2019. Date of publication April 16, 2019; date of current version May 21, 2019. This work was supported by the Department of Science and Technology, Government of India, through the Technology Systems Development Programme (TSDP) under Project DST/TSG/AMT/2015/294. The review of this paper was arranged by Editor K. J. Chen. (Corresponding author: Sayak Dutta Gupta.)

S. Dutta Gupta, A. Soni, V. Joshi, J. Kumar, R. Sengupta, H. Khand, B. Shankar, and M. Shrivastava are with the Department of Electronic Systems Engineering, Indian Institute of Science, Bengaluru 560012, India (e-mail: sayakgupta@iisc.ac.in; mayank@iisc.ac.in).

N. Mohan, S. Raghavan, and N. Bhat are with the Centre for Nano Science and Engineering, Indian Institute of Science, Bengaluru 560012, India.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2019.2908960

formed by piezoelectric and spontaneous polarization. However, for reliable and low loss power switching systems, enhancement mode (e-mode) HEMTs are a must. There are several techniques to achieve e-mode operation, such as recessed gate [2]–[15], F⁻ ion implantation under gate [16], [17], and p-Ga_N gate [18], [19]. F⁻ ion under gate is unstable under high-field stress or temperature conditions [20], whereas use of a thick p-Ga_N layer under gate [18] to deplete 2DEG can effectively weaken the gate drive and hence, compromises on the device performance. In this endeavor of better and reliable e-mode Ga_N HEMTs, the development of gate dielectrics such as Al₂O₃, SiN, SiO₂, HfO₂, HfAlO, and HfSiO_x has gained prominence as it reduces gate leakage and allows larger gate swing, both being imperative for power applications [2], [3], [6], [21]. However, conventional dielectric, such as Al₂O₃, SiN, and SiO₂, based HEMTs require complete recessing of barrier layer under gate stack to achieve the e-mode operation [6], [8], [15]. This has detrimental impact on channel mobility and device performance [15]. Another approach toward e-mode HEMTs is to use p-type oxides, such as CuO and NiO_x, which have been recently shown to positively shift threshold voltage (V_{TH}) in Ga_N HEMTs [22]. They, however, do not offer a tunable control over V_{TH} , have relatively lower- κ (11–18) and lower bandgap ($E_g = 1.36$ eV) resulting in higher leakage current. Recently ternary oxides, such as Ti-Hf-O and Ti-Al-O, have emerged as promising gate oxide for Ga_N HEMTs as they offer higher dielectric constants while retaining a high bandgap [23]. A preliminary work presented by Le *et al.* [24] has shown AlTiO-based gate stack in AlGa_N/Ga_N MIS-capacitor and have demonstrated V_{TH} shift from -7 V (Al₂O₃) to -6 V (Al_{0.73}Ti_{0.27}O).

Keeping these issues in mind and limited work available on gate stack for the e-mode operation, the idea behind this paper is to develop a tunable, p-type, high- κ , and stable oxide system for the e-mode Ga_N HEMT operation without the need to completely recess the AlGa_N barrier. Here, tunability of p-type behavior offers a control knob over V_{TH} , high- κ improves gate's control over channel, stability of developed oxide improves statistical variation, and avoiding full






Fig. 1. (a) Cross-sectional view of the HEMT with p-type metal oxide gate and partially recessed AlGaN barrier under the gate for e-mode operation. Energy-band diagram of AlGaN/GaN HEMTs with (b) conventional dielectric and (c) p-type oxide. The p-type oxide shifts E_F below E_C in the channel.

recess keeps the oxide-semiconductor interface away from channel, which greatly improves the channel and hot carrier performance. Hence, a ternary system, which offers the capability to tune oxide properties such as, dielectric constant, crystallization temperature, and bandgap by independently engineering individual components, has been utilized in this paper. Section II deals with developing design guidelines and physical insights, using TCAD simulations, to demonstrate promise of p-oxide, which can potentially enable e-mode operation in AlGaN/GaN HEMTs. Section III describes the processing of the HEMTs using AlTiO-based gate stack whose V_{TH} tunability and superiority over other p-oxides is examined in Section IV. Section V deals with the performance of the e-mode HEMTs realized using an optimized ternary oxide system and AlGaN barrier thinning under gate. This paper is finally concluded in Section VI.

II. GENESIS: P-OXIDES AND ENERGY BAND ENGINEERING

Al_2O_3 , a widely used gate dielectric in GaN HEMTs, has a wider E_g (~ 6.5 – 9 eV), very high crystallization temperature (900 °C) and an offset of 2 – 2.25 eV with GaN conduction band (E_C). However, it has a lower κ (~ 9). TiO_2 , on the other hand, has advantage of being high- κ (> 60) oxide, but suffers from a lower E_g (~ 3.4 eV), lower crystallization temperature (370 °C), and very low band offset with GaN E_C [23]. An improved band offset with GaN and higher crystallization temperature while maintaining a high- κ can be achieved by designing a ternary system of Al-Ti-O by introducing Al_2O_3 in TiO_2 . Its reaction dynamics can be described by Kröger and Vink [25] notation as



According to the defect chemistry discussed in (2), Al_2O_3 introduction in TiO_2 creates positively charged oxygen vacancies and negatively charged Al fixed charges occupying Ti sites. The positively charged oxygen vacancies result in neutral oxygen vacancies and introduce holes in the Al-Ti-O system infusing p-type character to the oxide, as shown in (2). The extent of p-type nature of the oxide is thus a function of Al% incorporated in the oxide.

Fig. 1(a) depicts the AlGaN/GaN HEMT structure with p-type gate oxide. Unlike conventional dielectrics, introduction of p-type oxide in the HEMT gate stack should shift the




Fig. 2. Impact of energy difference between oxide's Fermi energy level (E_F) and valence band energy ($E_{V,p-oxide}$) on (a) conduction band energy extracted along a vertical cut line under the gate electrode and (b) shift in E_F away from conduction band in the channel ($\Delta E_{C,2-DEG}$) and resulting shift in threshold voltage of the device.

Fermi energy (E_F) in the channel away from conduction band edge (E_C), as depicted in **Fig. 1(b)** and (c). Detailed TCAD simulations were carried out to evaluate the impact of p-type nature of the gate oxide on the shift in Fermi energy level from the conduction band energy in the channel ($\Delta E_{C,2-DEG}$). A well calibrated simulation setup [26] was used with oxide bandgap taken similar to that of TiO_2 (~ 3.4 eV) [27]. Incorporation of Al was considered as a p-type dopant in this gate oxide, which results in a reduction in $\Delta E_{V,p-oxide}$ ($= E_F - E_{V,p-oxide}$) as Al% is increased.

Simulation results, as shown in **Fig. 2(a)**, further quantify the argument that by increasing p-type doping in the gate oxide, the Fermi energy level in the channel region can be modulated to result in channel depletion. **Fig. 2(b)** depicts that Fermi energy in the channel shifts below the GaN conduction band energy level ($\Delta E_{C,2-DEG} > 0$ eV) when the oxide valence band to Fermi energy gap ($\Delta E_{V,p-oxide}$) falls below ~ 0.2 eV. In this case, the 2DEG under the p-oxide gate stack was found to be depleted, which lead to a positive shift in V_{TH} as depicted in **Fig. 2(b)**. This signifies that V_{TH} of the HEMTs can be controlled by $\Delta E_{V,p-oxide}$, which can be engineered by tuning Al% in AlTiO. The same is experimentally demonstrated in the subsequent section where Al% in AlTiO is shown to be a parameter to control V_{TH} of AlGaN/GaN HEMTs.

III. EXPERIMENTATION AND DEVICE FABRICATION

HEMTs were processed over a commercial grade AlGaN/GaN heterojunction grown heteroepitaxially on $6''$ Si (111) by metalorganic chemical vapor deposition (MOCVD). A 3 - μm GaN was grown on Si by using 150 -nm AlN and 1 - μm graded AlGaN transition layers. A 22 -nm $Al_{0.25}Ga_{0.75}N$ was epitaxially grown on GaN. The epistack was covered by a 40 -nm thick *in situ* grown SiN cap.

Transistors were processed on the stack following the steps shown in **Fig. 3**. Source–drain contact formation started with partial etching of AlGaN barrier followed by Ti/Al/Ni/Au evaporation. Ohmic contacts were obtained by 820 °C 30 s N_2 annealing of the stack. MESA isolation was then carried out using Cl_2 -based plasma etching. To achieve precise control over etch rate, atomic layer etching (ALE) was carried out for devices with reduced AlGaN barrier under gate using O_2 - BCl_3 plasma. The ALE process helped achieve a controlled etch rate




Fig. 3. Fabrication procedure adopted for demonstrating AlGaIn/GaN HEMTs designed for e-mode operation with the proposed AlTiO-based gate stack.




Fig. 4. (a) XPS spectra of ALD grown AlTiO validating incorporation of Al in TiO₂, represented by the presence of Al (2p) peak (as depicted in the inset). Increased Al 2p peak intensity shows higher Al% in grown AlTiO. (b) Oxide composition extracted from XPS spectra shows Al% in AlTiO is controlled by number of Al₂O₃ and TiO₂ deposition cycles in the ALD chamber.

of ~ 1 nm/cycle with an etched AlGaIn surface roughness ~ 0.6 nm. In addition to controlled etch rate, ALE also leads to reduced plasma damage. Ample surface treatments were carried out before gate oxide deposition to ensure high-quality oxide-semiconductor interface. Finally, Ni/Au deposited by metallization followed by liftoff process was subjected to a low temperature anneal to form the gate.

Introduction of Al in TiO₂ to study its V_{TH} tunability in AlGaIn/GaN HEMTs was carried out in a BENEQ thermal atomic layer deposition (ALD) system. Al₂O₃ was deposited in the ALD chamber using trimethylaluminum (TMA) and H₂O precursor, whereas titanium tetraisopropoxide (TTIP) and H₂O was used for TiO₂. The number of TiO₂ deposition cycles in between each Al₂O₃ cycle was varied to control respective metal concentrations [Fig. 4(b)] in the Al_xTi_{1-x}O system, which was validated from the Al 2p, Ti 2p, and O 1s peaks in the x-Ray Photoelectron Spectroscopy XPS spectra shown in Fig. 4(a). Hall measurements confirm p-type nature of developed AlTiO with a majority hole concentration of 1.4×10^{14} cm⁻³ obtained in Al_{0.52}Ti_{0.48}O. This designed ternary oxide was deposited as a gate oxide for AlGaIn/GaN HEMTs. HEMTs with high- κ TiO₂ as gate oxide




Fig. 5. Transfer characteristics of AlTiO- and TiO₂-based HEMTs depicting positive shift in V_{TH} with Al introduction. AlTiO with 52% Al resulted in a ~ 3.8 V V_{TH} shift as compared to TiO₂-based HEMTs. Data shown are for unrecessed AlGaIn barrier with $t_{\text{barrier}} = t_{\text{AlGaIn}} = 22$ nm.




Fig. 6. Threshold voltage (extracted using peak transconductance method) as a function of PDA temperatures, Al% and oxide thickness. The same is compared with V_{TH} extracted from HEMTs using TiO₂-, CuO-, and NiO_x-based gate stacks. PDA was carried out in N₂ ambient for 1 min. Data shown are for un-recessed AlGaIn barrier with $t_{\text{barrier}} = t_{\text{AlGaIn}} = 22$ nm.

were also realized on the same epistack for comparison. In addition, standard p-oxides, namely, CuO (sputtering) and NiO_x (e-beam evaporation)-based HEMTs were realized too, to benchmark the developed p-type AlTiO-based gate stack. Over 100 post-oxide deposition anneal (PDA) and post-gate metallization anneal (PMA) splits were carried out to optimize the ternary Al_xTi_{1-x}O system.

IV. V_{TH} TUNING WITH ALTiO AND ITS SUPERIORITY

AlGaIn/GaN HEMTs with ALD grown high- κ TiO₂ gate oxide exhibited a deep seated V_{TH} of ~ -4 V (extracted using maximum transconductance method), leading to a typical d-mode operation as observed in Figs. 5 and 6. They also show a permanent shift in HEMT V_{TH} when the proposed AlTiO was used in the gate stack. A ~ 1 V shift in V_{TH} was observed for 20% Al, whereas AlTiO with 52% Al resulted in a ~ 3.8 V shift ($V_{TH} = -0.2$ V). This definitive positive V_{TH} shift in AlGaIn/GaN HEMTs clearly shows the potential of p-type AlTiO where Al is a control knob to tune V_{TH} . It is worth mentioning that data for more than 150 transistors per process lot has been analyzed to demonstrate a stable gate oxide with least statistical variability.




Fig. 7. (a) Accumulation capacitance of AlTiO- and TiO₂-based HEMTs. (b) Relative dielectric constant (κ) of the oxides extracted from respective accumulation capacitances, which is a series connection of the capacitance of the gate oxide, 3-nm GaN cap, 25-nm AlGaIn barrier, 1-nm AlN spacer, and 2-DEG. The 2-DEG has been considered to be formed 2 nm from the AlGaIn/GaN heterointerface [7]. (c) V_{TH} of the HEMTs as a function of their EOT showing positive shift in V_{TH} with increasing Al% for similar EOT.

Besides Al%, the V_{TH} of the HEMTs was found to be a function of PDA temperature, when carried out for an optimized PMA of 300 °C 10 min in forming gas ambient as shown in Fig. 6. It is worth highlighting that the impact of PDA temperature on V_{TH} is a function of Al% in AlTiO. For lower Al% (10%), V_{TH} shows a strong dependence on PDA temperature, whereas for higher Al% (52%), V_{TH} is independent of PDA temperature. This can be attributed to the activation of Al incorporated within TiO₂, which is a function of Al% as well as PDA temperature. As depicted in Fig. 6, an increase in Al% results in a higher V_{TH} for similar PDA temperature, thereby indicating a higher concentration of activated Al. Temperature also aids in increasing the concentration of activated Al, i.e., Al replacing Ti in the oxide, thereby resulting in positive V_{TH} shift. V_{TH} , however, becomes temperature independent at high Al concentration (52%) as the number of Ti sites available to activate Al becomes limited. A maximum positive $V_{TH} \sim -0.2$ V could be achieved in Al_{0.52}Ti_{0.48}O under optimized growth conditions. As shown in Fig. 7(c), it is worth highlighting, here, that increased Al% in AlTiO led to higher positive shift in V_{TH} while keeping the effective oxide thickness (EOT) of Al_xTi_{1-x}O fixed. The EOT was calculated from the relative dielectric constant of the oxides [Fig. 7(b)] extracted from accumulation capacitance [Fig. 7(a)] of the HEMTs. A relative dielectric constant as high as 75 was obtained for TiO₂. Increase in Al% in TiO₂ results in a reduction of κ . However, a relatively high- κ of ~ 25 was achieved for the optimized Al_{0.52}Ti_{0.48}O system, which confirms high- κ nature of the proposed oxide.

Standard p-type oxides such as CuO- and NiO_x-based GaN HEMTs also resulted in positive shift in V_{TH} as shown in Fig. 6. However, these oxides can be claimed to be inferior to the designed AlTiO as: 1) CuO offers a lower V_{TH} shift when compared to AlTiO; 2) CuO as gate oxide resulted in a ~ 4 order (~ 2 order) higher leakage current under accumulation (inversion) condition when compared to AlTiO for the same thickness [Fig. 8]; and 3) NiO_x-based HEMTs were found to suffer from very high gate leakage compared to AlTiO and CuO, with large variability (data not shown).




Fig. 8. Gate leakage in AlTiO- and CuO-based HEMTs shows higher gate leakage in CuO as compared to HEMTs with similar thickness of AlTiO.




Fig. 9. (a) Shift in conduction band energy as a function of $t_{barrier}$ for a constant $\Delta E_{V,p-oxide} = 0.58$ eV and $t_{AlGaIn} = 22$ nm. (b) Resulting shift in threshold voltage as a function of $t_{barrier}$ for different $\Delta E_{V,p-oxide}$. Computations were carried out for a constant p-oxide thickness of 11 nm.

V. ALTiO-BASED E-MODE HEMT

A V_{TH} of -0.2 V was achieved under optimized PDA and PMA conditions for Al_{0.52}Ti_{0.48}O-based GaN HEMTs as seen in the previous section. However, for normally-OFF operation, the 2DEG must be completely depleted under the gate at $V_{GS} = 0$ V. This can be achieved by bringing the gate stack closer to the channel by partial removal of the AlGaIn barrier under gate ($t_{barrier}$) before depositing the p-oxide as shown in Fig. 9(a). Furthermore, Fig. 9(b) indicates that with an increase in p-type doping in the gate oxide (lower $\Delta E_{V,p-oxide}$), the effective barrier thickness required to achieve e-mode operation can be increased. This keeps the channel away from the etched surface thereby causing minimal damage to channel transport properties. AlGaIn/GaN HEMTs realized with the optimized AlTiO gate stack show a clear V_{TH} shift from -0.2 to 0.5 V, when barrier thickness was reduced from 22 to 8 nm, as depicted in Fig. 10. Reducing barrier thickness ($t_{barrier} = 8$ nm) under the gate in conjunction with 11-nm p-type AlTiO resulted in e-mode GaN HEMTs [Fig. 10(a)] without compromising ON-state performance. The thinner AlGaIn barrier also resulted in an improved channel control, which has resulted in a lower OFF-state leakage and improved subthreshold swing (SS) as depicted in Fig. 10(c). The OFF-state leakage was found to reduce by 100 \times , whereas SS for e-mode HEMT was found to improve from 101 to 73 mV/dec when $t_{barrier}$ was scaled from 22 to 8 nm. At this point, it is worth highlighting that the channel is still 8 nm away from the oxide-semiconductor interface, which helps




Fig. 10. (a) Transfer characteristics of HEMTs realized using optimized p-oxide with different t_{barrier} . AlTiO devices with reduced AlGaIn barrier under gate show an e-mode operation with positive V_{TH} . (b) Linear shift in V_{TH} from negative to positive is observed when barrier thickness under the gate was scaled. (c) Significant improvement in OFF-state leakage and SS, beside V_{TH} shift, for reduced t_{barrier} depicts an improved gate control over channel.




Fig. 11. (a) Dual sweep $I_D - V_{GS}$ characteristic of the p-type oxide (11-nm-thick $\text{Al}_{0.52}\text{Ti}_{0.48}\text{O}$)-based e-mode HEMTs with reduced barrier thickness under gate shows negligible hysteresis. (b) $I_D - V_{DS}$ characteristics of the 11-nm-thick $\text{Al}_{0.52}\text{Ti}_{0.48}\text{O}$ -based e-mode HEMTs depicting superior ON-current and ON-resistance performance. (c) OFF-state three terminal breakdown characteristic of the device measured at $V_{GS} = -1$ V with substrate grounded.

mitigating detrimental effects of plasma damage on 2DEG induced during $\text{O}_2\text{-BCl}_3$ ALE of AlGaIn. This is manifested in Fig. 11(a), which shows an extremely low V_{TH} hysteresis of ~ 30 and ~ 40 mV during $I_D - V_{GS}$ dual sweep, for V_{DS} of 0.1 and 15 V, respectively. V_{TH} hysteresis of ~ 24 and ~ 10 mV was found under pulsed $I_D - V_{GS}$ dual sweep, for V_{DS} of 0.1 and 1 V, respectively (data not shown).

Furthermore, Fig. 11(a) and (b) shows the superior ON-state performance of the e-mode HEMTs ($L_G = 3$ μm and $L_{SD} = 17.5$ μm) with a drain current of ~ 400 mA/mm at $V_{GS} = 4$ V, $R_{on} = 8.9$ $\Omega\text{-mm}$ and $I_{on}/I_{off} = 10^7$. Moreover, Fig. 11(c) depicts the three-terminal breakdown voltage (substrate grounded) > 600 V for the HEMTs measured in OFF-state. Low OFF-state drain and gate leakage under high drain stress conditions highlight the usability of these devices. Catastrophic failure was observed for the devices along MESA and not along gate-drain region. Breakdown voltage is expected to improve further with appropriate MESA isolation which will be pursued in our future work.

In this context, it is worth mentioning that though there is an initial jump in the drain leakage, it, however, saturates until the stack fails catastrophically. No such trend is observed for gate leakage. Since the substrate was grounded for these measurements, this increase in drain leakage can be attributed to vertical leakage through dislocations, a common defect in GaN on Si stack. It should be noted that the focus of this paper is to demonstrate a novel p-type oxide as a potential




Fig. 12. Increased SOA boundary observed for HEMTs with thinner AlGaIn barrier under gate.

contender for e-mode HEMT's gate stack. $V_{TH} > 1$ V can be achieved by further optimizing the p-oxide, which will be pursued in our future works. Finally, Fig. 12 shows that reducing AlGaIn barrier thickness under gate stack led to an improved safe operating area (SOA) reliability which is attributed to improved electric field distribution with thinner barrier under the gate [28]. Owing to field-induced carrier trapping in the drift region, SOA for unrecessed devices was found to be limited by electric field peak at the drain edge [28]. A thinner barrier under the gate relaxes this field near the drain edge by redistributing it between two peaks, one near gate edge and another near drain edge, thereby improving SOA




Fig. 13. (a) State-of-the-art of AlGaN/GaN e-mode HEMT's reported ON-state performance, compared for various techniques to achieve the e-mode operation. (b) $R_{ON} - V_{BD}$ performance of the e-mode devices reported in this paper, when compared to the reported works till date. The three-terminal breakdown voltage was measured for an OFF-state source–drain leakage of $1 \mu\text{A}/\text{mm}$. The e-mode HEMTs developed by partially recessed AlGaN barrier and p-type AlTiO gate oxide result in ON-state performance on par with best reported numbers.

of the device. A uniform field redistribution between the two peaks is achieved for an optimum barrier thickness, leading to maximized SOA boundary. The ON-state performance of e-mode HEMTs in this paper with p-type AlTiO was found to be on par with the best reports till date, as depicted in Fig. 13.

VI. CONCLUSION

$\text{Al}_x\text{Ti}_{1-x}\text{O}$ was shown to have p-type behavior, which when integrated in HEMT gate stack resulted in positive V_{TH} shift where Al% (x) can be used as a control knob to tune V_{TH} . The proposed p-oxide was found to be superior when compared with p-oxides such as CuO and NiO_x in terms of gate leakage and variability. Using the proposed p-type oxide, e-mode HEMTs with $V_{TH} \sim 0.5$ V were demonstrated for the first time. Channel being away from dielectric-semiconductor interface, realized HEMTs resulted in negligible hysteresis. Thinner barrier and high- κ nature of AlTiO resulted in superior gate control over channel and ON-state performance on par with best reported till date ($I_{on} \sim 400$ mA/mm, $I_{on}/I_{off} = 10^7$, $SS = 73$ mV/dec, $R_{on} = 8.9 \Omega\text{-mm}$, gate leakage < 200 nA/mm), besides high breakdown and improved SOA reliability.

ACKNOWLEDGMENT

The author S. Dutta Gupta would like to thank DST INSPIRE for Fellowship.

REFERENCES

- [1] J. Shi, L. F. Eastman, X. Xin, and M. Pophristic, "High performance AlGaN/GaN power switch with HfO_2 insulation," *Appl. Phys. Lett.*, vol. 95, no. 4, Jul. 2009, Art. no. 042103. doi: [org/10.1063/1.3190506](https://doi.org/10.1063/1.3190506).
- [2] S. Li, Q. Hu, X. Wang, T. Li, X. Li, and Y. Wu, "Improved interface properties and dielectric breakdown in recessed AlGaN/GaN MOS-HEMTs using HfSiO_x as gate dielectric," *IEEE Electron Device Lett.*, vol. 40, no. 2, pp. 295–298, Feb. 2019. doi: [10.1109/LED.2018.2888486](https://doi.org/10.1109/LED.2018.2888486).
- [3] J. Zhang *et al.*, "High-mobility normally OFF $\text{Al}_2\text{O}_3/\text{AlGaN}/\text{GaN}$ MISFET with damage-free recessed-gate structure," *IEEE Electron Device Lett.*, vol. 39, no. 11, pp. 1720–1723, Nov. 2018. doi: [10.1109/LED.2018.2872637](https://doi.org/10.1109/LED.2018.2872637).
- [4] Q. Hu, S. Li, T. Li, X. Wang, X. Li, and Y. Wu, "Channel engineering of normally-off AlGaN/GaN MOS-HEMTs by atomic layer etching and high- κ dielectric," *IEEE Electron Device Lett.*, vol. 39, no. 9, pp. 1377–1380, Sep. 2018. doi: [10.1109/LED.2018.2856934](https://doi.org/10.1109/LED.2018.2856934).
- [5] S. Liu *et al.*, "Gate-recessed normally-OFF GaN MOSHEMT with improved channel mobility and dynamic performance using $\text{AlN}/\text{Si}_3\text{N}_4$ as passivation and post gate-recess channel protection layers," *IEEE Electron Device Lett.*, vol. 38, no. 8, pp. 1075–1078, Aug. 2017. doi: [10.1109/LED.2017.2718624](https://doi.org/10.1109/LED.2017.2718624).
- [6] M. Hua *et al.*, "Integration of LPCVD- SiN_x gate dielectric with recessed-gate E-mode GaN MIS-FETs: Toward high performance, high stability and long TDDB lifetime," in *IEDM Tech. Dig.*, Dec. 2016, pp. 10.4.1–10.4.4. doi: [10.1109/IEDM.2016.7838388](https://doi.org/10.1109/IEDM.2016.7838388).
- [7] Y. Shi *et al.*, "Normally OFF GaN-on-Si MIS-HEMTs fabricated with LPCVD- SiN_x passivation and high-temperature gate recess," *IEEE Trans. Electron Devices*, vol. 63, no. 2, pp. 614–619, Feb. 2016. doi: [10.1109/TED.2015.2510630](https://doi.org/10.1109/TED.2015.2510630).
- [8] S.-H. Yi, D.-B. Ruan, S. Di, X. Liu, Y. H. Wu, and A. Chin, "High performance metal-gate/high- κ GaN MOSFET with good reliability for both logic and power applications," *IEEE J. Electron Devices Soc.*, vol. 4, no. 5, pp. 246–252, Sep. 2016. doi: [10.1109/JEDS.2016.2594837](https://doi.org/10.1109/JEDS.2016.2594837).
- [9] C.-T. Lee, C.-L. Yang, C.-Y. Tseng, J.-H. Chang, and R.-H. Horng, "GaN-based enhancement-mode metal-oxide-semiconductor high-electron mobility transistors using LiNbO_3 ferroelectric insulator on gate-recessed structure," *IEEE Trans. Electron Devices*, vol. 62, no. 8, pp. 2481–2487, Aug. 2015. doi: [10.1109/TED.2015.2446990](https://doi.org/10.1109/TED.2015.2446990).
- [10] C. Liu *et al.*, "Thermally stable enhancement-mode GaN metal-isolator-semiconductor high-electron-mobility transistor with partially recessed fluorine-implanted barrier," *IEEE Electron Device Lett.*, vol. 36, no. 4, pp. 318–320, Apr. 2015. doi: [10.1109/LED.2015.2403954](https://doi.org/10.1109/LED.2015.2403954).
- [11] C. Tang, G. Xie, and K. Sheng, "Enhancement-mode GaN-on-Silicon MOS-HEMT using pure wet etch technique," in *Proc. Int. Symp. Power Semiconductor Devices ICs*, May 2015, pp. 233–236. doi: [10.1109/ISPSD.2015.7123432](https://doi.org/10.1109/ISPSD.2015.7123432).
- [12] Y.-H. Wang *et al.*, "6.5 V high threshold voltage AlGaN/GaN power metal-insulator-semiconductor high electron mobility transistor using multilayer fluorinated gate stack," *IEEE Electron Device Lett.*, vol. 36, no. 4, pp. 381–383, Apr. 2015. doi: [10.1109/LED.2015.2401736](https://doi.org/10.1109/LED.2015.2401736).
- [13] J. Wei *et al.*, "Enhancement-mode GaN double-channel MOS-HEMT with low on-resistance and robust gate recess," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, Dec. 2015, pp. 9.4.1–9.4.4. doi: [10.1109/IEDM.2015.7409662](https://doi.org/10.1109/IEDM.2015.7409662).
- [14] S. Huang *et al.*, "High-temperature low-damage gate recess technique and ozone-assisted ALD-grown Al_2O_3 gate dielectric for high-performance normally-off GaN MIS-HEMTs," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, Dec. 2014, pp. 17.4.1–17.4.4. doi: [10.1109/IEDM.2014.7047071](https://doi.org/10.1109/IEDM.2014.7047071).
- [15] K.-W. Kim *et al.*, "Effects of TMAH treatment on device performance of normally off $\text{Al}_2\text{O}_3/\text{GaN}$ MOSFET," *IEEE Electron Device Lett.*, vol. 32, no. 10, pp. 1376–1378, Oct. 2011. doi: [10.1109/LED.2011.2163293](https://doi.org/10.1109/LED.2011.2163293).
- [16] H. Wang, C. Liu, Q. Jiang, Z. Tang, and K. J. Chen, "Dynamic performance of AlN-passivated AlGaN/GaN MIS-high electron mobility transistors under hard switching operation," *IEEE Electron Device Lett.*, vol. 36, no. 8, pp. 760–762, Aug. 2015. doi: [10.1109/LED.2015.2450695](https://doi.org/10.1109/LED.2015.2450695).

- [17] Z. Tang *et al.*, "600-V normally off SiN_x/AlGaIn/GaN MIS-HEMT with large gate swing and low current collapse," *IEEE Electron Device Lett.*, vol. 34, no. 11, pp. 1373–1375, Nov. 2013.
- [18] T.-L. Wu *et al.*, "Forward bias gate breakdown mechanism in enhancement-mode p-GaN gate AlGaIn/GaN high-electron mobility transistors," *IEEE Electron Device Lett.*, vol. 36, no. 10, pp. 1001–1003, Aug. 2015. doi: [10.1109/LED.2015.2465137](https://doi.org/10.1109/LED.2015.2465137).
- [19] I. Hwang *et al.*, "P-GaN gate HEMTs with Tungsten gate metal for high threshold voltage and low gate current," *IEEE Electron Device Lett.*, vol. 34, no. 2, pp. 202–204, Feb. 2013. doi: [10.1109/LED.2012.2230312](https://doi.org/10.1109/LED.2012.2230312).
- [20] D. Bisi *et al.*, "Influence of fluorine-based dry etching on electrical parameters of AlGaIn/GaN-on-Si high electron mobility transistors," in *Proc. Eur. Solid-State Device Res. Conf.*, Sep. 2013, pp. 61–64. doi: [10.1109/ESSDERC.2013.6818819](https://doi.org/10.1109/ESSDERC.2013.6818819).
- [21] N. Ramanan, B. Lee, and V. Misra, "ALD gate dielectrics for improved threshold voltage stability in AlGaIn/GaN MOS-HFETs for power applications," *Semicond. Sci. Technol.*, vol. 30, no. 12, Nov. 2015, Art. no. 125017. doi: [10.1088/0268-1242/30/12/125017](https://doi.org/10.1088/0268-1242/30/12/125017).
- [22] Y. Li *et al.*, "Positive shift in threshold voltage induced by CuO and NiO_x gate in AlGaIn/GaN HEMTs," *IEEE Trans. Electron Devices*, vol. 64, no. 8, pp. 3139–3144, Aug. 2017. doi: [10.1109/TED.2017.2712782](https://doi.org/10.1109/TED.2017.2712782).
- [23] A. Colon, L. Stan, R. S. Divan, and J. Shi, "Incorporation of Al or Hf in atomic layer deposition ALD TiO₂ for ternary dielectric gate insulation of InAlN/GaN and AlGaIn/GaN MISH structure," *J. Vac. Sci. Technol. A, Vac. Surf. Films*, vol. 35, no. 1, Jan. 2017, Art. no. 01B132. doi: [10.1116/1.4972252](https://doi.org/10.1116/1.4972252).
- [24] S. P. Le, D. D. Nguyen, and T.-K. Suzuki, "Insulator-semiconductor interface fixed charges in AlGaIn/GaN metal-insulator-semiconductor devices with Al₂O₃ or AlTiO gate dielectrics," *J. Appl. Phys.*, vol. 123, no. 3, Jan. 2018, Art. no. 034504. doi: [10.1063/1.5017668](https://doi.org/10.1063/1.5017668).
- [25] F. A. Kröger and H. J. Vink, "Relations between the concentrations of imperfections in crystalline solids," *Solid State Phys.*, vol. 3, pp. 307–435, 1956. doi: [10.1016/S0081-1947\(08\)60135-6](https://doi.org/10.1016/S0081-1947(08)60135-6).
- [26] V. Joshi, A. Soni, S. P. Tiwari, and M. Shrivastava, "A comprehensive computational modeling approach for AlGaIn/GaN HEMTs," *IEEE Trans. Nanotechnol.*, vol. 15, no. 6, pp. 947–955, Nov. 2016. doi: [10.1109/TNANO.2016.2615645](https://doi.org/10.1109/TNANO.2016.2615645).
- [27] Y.-J. Shi *et al.*, "Optical constants and band gap evolution with phase transition in sub-20-nm-thick TiO₂ films prepared by ALD," *Nanosc. Res. Lett.*, vol. 12, no. 1, p. 243, Mar. 2017. doi: [10.1186/s11671-017-2011-2](https://doi.org/10.1186/s11671-017-2011-2).
- [28] B. Shankar *et al.*, "On the trap assisted stress induced safe operating area limits of AlGaIn/GaN HEMTs," in *Proc. IEEE Int. Rel. Phys. Symp.*, Mar. 2018, p. 4E.4-1–4E.4-5. doi: [10.1109/IRPS.2018.8353596](https://doi.org/10.1109/IRPS.2018.8353596).