

# On the Differences Between 3D Filamentation and Failure of N & P Type Drain Extended MOS Devices Under ESD Condition

Mayank Shrivastava<sup>1</sup>, S. Bychikhin<sup>2</sup>, D. Pogany<sup>2</sup>, Jens Schneider<sup>3</sup>, M. Shojaei Baghini<sup>1</sup>, Harald Gossner<sup>3</sup>, Erich Gornik<sup>2</sup>, V. Ramgopal Rao<sup>1</sup>

<sup>1</sup>Center for Excellence in Nanoelectronics, Department of Electrical Engineering, Indian Institute of Technology-Bombay Mumbai-400076, India, <mailto:mayank@ee.iitb.ac.in>; <mailto:rrao@ee.iitb.ac.in>

<sup>2</sup>Institute for Solid State Electronics, Vienna University of Technology, <mailto:dionyz.pogany@tuwien.ac.at>

<sup>3</sup>Infineon Technologies AG, P.O. Box 80 09 49, D-81609 Munich, Germany, <mailto:Harald.Gossner@infineon.com>

**Abstract-** We present differences in the ESD failure mechanisms, intrinsic behavior and various phases of filamentation of STI type DeNMOS and DePMOS devices using detailed 3D TCAD simulations, TLP and TIM experiments. The impact of localized base-push-out, power dissipation because of space charge build-up, regenerative bipolar triggering and various events during the current filamentation are compared. Measurements show that the absence of base push out in DePMOS device leads to ~2.5X higher  $I_{T2}$  as compared to DeNMOS.

**Index Terms-** DEMOS, ESD Failure, space charge build-up, Filamentation.

## I. INTRODUCTION

Low Voltage (LV) NMOS device is widely used as a ESD clamp because of its high failure current value ( $I_{T2}$ ), whereas the Drain extended NMOS (DeNMOS) devices have been found to be extremely vulnerable towards the ESD event [1]-[4]. Recently we presented a complete picture of STI type DeNMOS device failure and current filamentation using Transient Interferometric Mapping (TIM) experiments and 3D TCAD simulations [5][6]. In the past, LV PMOS devices have shown lower  $I_{T2}$  as compared to LV NMOS. Intuitively, Drain extended PMOS (DePMOS) devices should perform even worse under the ESD conditions, whereas our measurement results show a ~2.5X higher  $I_{T2}$  for DePMOS device, as compared to DeNMOS. This gives an indication towards a different filamentation and failure mechanism involved in DePMOS devices. We observed that the drain extension region doping is slightly higher for DePMOS device (P-Well doping) as compared to DeNMOS (N-Well doping), which makes the DePMOS device less prone to base push out or charge modulation. This work compares the 3D filamentation and device failure mechanisms involved in STI type DeNMOS and DePMOS devices, which has not been reported before.

## II. DEVICE AND EXPERIMENTAL SETUP

Thin gate oxide, double finger DeNMOS and DePMOS device with STI under the gate-drain overlap, as shown in Fig. 1a & 1b, are processed in a state-of-the-art 65 nm node CMOS technology. The electrical scheme for device stressing is given in Fig. 1c. TIM method monitors the temperature and free-carrier concentration induced changes in the silicon

refractive index with a 1.5 $\mu\text{m}$  areal resolution and 3ns time resolution [7]. During the scanning, 30 stress pulses are applied at every scan point. A well calibrated process and device simulation (for low currents) deck is used for 3D TCAD simulation, as described in our previous papers [5][6][8]. It is worth mentioning that simulations here underestimate (by 15%) the  $I_{T2}$  values, which is due to slight differences in the simulated P-Well profile with the actual SIMs profile. Nevertheless, TCAD setup can still capture the physical phenomena behind current filamentation and device failure accurately.




Fig. 1: Schematic of (a) DeNMOS and (b) DePMOS device. Figure show half structure only, whereas it was originally fabricated on silicon as in folded geometry/double finger ( $W = 2 \times 5 \mu\text{m}$ ) using state of the art 65nm CMOS process. (c) Electrical scheme for device stressing and TIM experiments.

## III. ON THE DIFFERENCE OF DEVICE INTRINSIC BEHAVIOR

The TLP characteristics (Fig. 2) show that the DeNMOS device undergoes failure at very low currents (~1.2mA/ $\mu\text{m}$ ), whereas a DePMOS device survives up to ~2.5X higher currents (~2.9mA/ $\mu\text{m}$ ). The higher  $I_{T2}$  is attributed to a

slightly higher doping in the drain extension region of DePMOS as compared to DeNMOS (Inset, Fig. 2). Higher doping in the drain extension region survives the base push out driven filamentation [5][6], which eventually leads to higher failure threshold. It is worth mentioning that besides a lower hole mobility, both the devices have almost an equal on-resistance at lower currents, whereas DePMOS starts outperforming at higher currents.




Fig. 2: Measured TLP characteristics of DeNMOS and DePMOS device at lower load line (i.e.  $R_L=1k\Omega$ ). Figure shows (i) junction breakdown at 10.7V, (ii) pulse-to-pulse instability and base pushout driven early failure in DeNMOS (iii)  $\sim 2.5X$  higher  $I_{T2}$  of DePMOS device as compared to DeNMOS (iv) Inset shows Drain extension region doping profile of DeNMOS and DePMOS (i.e. N-Well and P-Well respectively)

Differences in the device behavior before failure can be explained as follows-

(a) *Junction Breakdown*: Initially the current flow was dominated by junction breakdown, which occurs at 10.7V in both the devices (Fig. 2).




Fig. 3: Measured transient voltage/current plots during 100ns HBM event. (a) DeNMOS device triggers efficiently at lower TLP currents (4mA) whereas (b) DePMOS device show inefficient bipolar triggering even at higher TLP currents (14mA).

(b) *Bipolar Triggering*: Fig 3 shows that parasitic bipolar turns on efficiently ( $\beta > 1$ ) at lower currents (4mA) in DeNMOS device, whereas DePMOS shows inefficient bipolar triggering ( $\beta < 1$ ) even at higher TLP currents (14mA).

(c) *Pulse-to-Pulse Instability*: DeNMOS device has shown a pulse-to-pulse instability, whereas DePMOS device does not show a similar instability. Pulse-to-pulse instability was previously linked with bipolar turn-on and base push-out phenomena [5][6]. This difference is attributed to inefficient bipolar (PNP) turn on and absence of base push out.

(d) *Base push out*: Fig. 4 shows that DeNMOS device suffers from high electric fields underneath the drain diffusion [5], which is resulted from base push out and leading to early thermal failure. On the other hand, DePMOS device does not suffer from base push out and can withstand higher currents.




Fig. 4: Electric Field Plot (V/cm). DeNMOS device suffers from high electric field under drain diffusion because of base push out, which leads to early thermal failure. Whereas DePMOS device does not suffer from base push out and eventually survives up to higher currents.

#### IV. ON THE DIFFERENCE OF 2D v/s 3D BEHAVIOR

Fig. 5 shows a distinct 2D and 3D behavior of DeNMOS device, which is attributed to localized charge modulation [6]. Onset of filamentation and thermal run away at very low temperature (600 K) signifies the leading role of base push out on the device failure (Inset Fig. 5) mechanism. Furthermore, Fig. 6 shows identical 2D and 3D behavior of DePMOS device, which is attributed to the absence of base push out. This eventually leads to a significantly higher value of critical temperature (1050 K) for the onset of filamentation and thermal run away (Inset Fig. 6) and provides higher value of failure currents.




Fig. 5: TLP and self heating characteristics of DeNMOS device extracted from 2D and 3D simulations. Figure shows non-identical 2D v/s 3D behavior, whereas inset shows the onset of filamentation and thermal run away at very low temperature (600 K)




Fig. 6: TLP and self heating characteristics of DePMOS device extracted from 2D and 3D simulations. Figure shows identical 2D v/s 3D behavior, whereas inset shows the onset of filamentation and thermal run away at very high temperature (1050 K).

## V. ON THE DIFFERENCES OF FILAMENTATION AND THERMAL FAILURE

Fig. 7a shows uniform current flow across the width of DePMOS device, even at higher TLP stress. Furthermore, uniform current flow at source side shows the absence of regenerative PNP action, which was found to be a cause of faster filamentation after base push-out. Fig. 7b shows that a strong filamentation exists in DeNMOS device, even at very low TLP stress values. Current shrink at drain side is because of elevated temperature, whereas shrink at source side is attributed to regenerative NPN action [5]. Figure 8 shows that DePMOS device has a hot spot at Nwell-to-Pwell junction, whereas it resulted underneath the drain diffusion in DeNMOS device. This is attributed to absence of base push-out in DePMOS device, which keeps the high electric field

region near to the Well junction. (1) Lower current densities and (2) higher silicon area available for thermal diffusion at Nwell-to-Pwell junction is leading to relaxed self heating in DePMOS device as compared to DeNMOS, which eventually provides ~2.5X higher  $I_{T2}$ .




Fig. 7: Current Density Plot ( $A/cm^2$ ) for (a) DePMOS and (b) DeNMOS devices at different time.




Fig. 8: Temperature Plot (K) for (a) DePMOS and (b) DeNMOS devices at different time. DePMOS device has hot spot at Nwell-to-Pwell junction, whereas it is underneath the drain diffusion in DeNMOS device.

## VI. ON THE DIFFERENCES OF TIM BEHAVIOR

Fig 9 shows  $\sim 2X$  higher phase shift during the TLP stress ( $14\text{mA}$ ), extracted from TIM measurements, in DeNMOS as compared to DePMOS device. This further validates the presence of excess heating in DeNMOS device, which leads to lower  $I_{T2}$ . Furthermore, DeNMOS device also shows significant heating (positive phase shift) during initial times (0-40ns), which is attributed to space charge build-up and current discharge after the onset of base push out [5][6]. Whereas, absence of base push out in DePMOS device leads to uniform phase shift with respect to time, i.e., a linear rise in temperature as a function of time.




Fig. 9: Transient development of the TIM signal for (a) DeNMOS and (b) DePMOS devices (Z scan @  $X'$ : where  $X'$  is a point on X axis at which maximum phase shift occurs during X scan). DeNMOS device results  $\sim 2X$  higher phase shift as compared to DePMOS, which validates the presence of excess heating in DeNMOS device. Unlike to DePMOS, DeNMOS device also shows significant heating (positive phase shift) during initial times (0-40ns), which is attributed to space charge build-up and current

## VII. DEVICE BEHAVIOR AT HIGHER LOAD

Fig. 10 shows that both the devices fail at almost an equal TLP current when they are stressed at higher load ( $R_L=3\text{k}\Omega$ ). Relatively DeNMOS device shows a significant improvement ( $\sim 3X$ ) in  $I_{T2}$  as compared to DePMOS (30%). This behavior is attributed to the difference in failure mechanism of these devices. At higher load DeNMOS survives localized charge modulation, which increases the critical temperature for the onset of current filamentation. This eventually improves the failure threshold significantly. On the other hand, this critical temperature for DePMOS device is much higher, which therefore provides only a narrow window for improvement (30%) when the filamentation is survived using a higher load.




Fig. 10: Measured TLP characteristics of DeNMOS and DePMOS device at higher load line (i.e.  $R_L=3\text{k}\Omega$ ). Larger load survives the filamentation and leads to higher (almost equal)  $I_{T2}$  for both the devices.




Fig. 11: TLP characteristics of DePMOS device with *N-Well like P-Well doping profile*, extracted from 3D simulations. DePMOS device ( $DL=0.3\mu\text{m}$ ) with lower drain extension doping fails at  $1\text{mA}/\mu\text{m}$ , which was further improved up-to  $2\text{mA}/\mu\text{m}$  by increasing DL.

## VIII. DePMOS WITH N-WELL LIKE P-WELL DOPING

By changing the drain extension region doping with *N-Well like doping profile*, DePMOS device (DL=0.3 $\mu$ m) has been seen to fail at 1mA/ $\mu$ m (Fig. 11). This further validates that lower drain extension region doping causes the base push out driven early filamentation and failure. Further, the same device shows a  $\sim 2X$  improvement in  $I_{T2}$  when the drain diffusion length (DL) is increased, which is attributed to the shift of the onset of base push out towards higher currents [5]. This also gives an indication that failure threshold and ESD window of standard STI DeNMOS can also be improved by changing the N-Well profile in order to mitigate the onset of base push-out.

## IX. CONCLUSION

We demonstrate that the base push out in DeNMOS causes a very low critical temperature for the onset of current filamentation, which eventually results in a lower  $I_{T2}$ . However, absence of base push out in DePMOS device leads to  $\sim 2.5X$  higher  $I_{T2}$  as compared to DeNMOS. DePMOS devices do not show pulse-to-pulse instability and have identical 2D v/s 3D behavior, which is attributed to the absence of localized charge modulation and regenerative bipolar triggering. One can expect a width scaling due to the uniformity of current. TIM experiments have further validated the point that DePMOS devices have a relaxed self heating. Unlike the DeNMOS device, DePMOS devices have no space charge build-up and current discharge during initial time. In spite of a slightly worse voltage clamping capability per width, DePMOS is a better device option for power clamps, as compared to DeNMOS. It can also be concluded from this work that along with increasing the drain diffusion length, changing the N-Well profile in order to mitigate the onset of base push-out, is also a key for improving the ESD performance of the standard STI DeNMOS.

## REFERENCES

- [1] P. L. Hower, J. Lin, S. Haynie, S. Paiva, R. Shaw and N. Hepfinger, "Proceedings of International Symposium on Power Semiconductor Devices and ICs, ISPSD '99, pp. 55-58.
- [2] P. L. Hower, J. Lin and Steve Merchant, "Snapback and Safe operating area of LDMOS Transistors", Proceedings of International Electron Device Meeting, pp. 193-196, 99.
- [3] P. Moens, S. Bychikhin, K. Reynders, D. Pogony and M. Zubeidat, " Effects of hot spot hopping and drain ballasting in Integrated Vertical DMOS devices under TLP stress", Proceedings of International Reliability Physics Symposium, pp. 393-398, 2004.
- [4] Gianluca Boselli, Vesselin Vassilev and Charvaka Duvvury, " Drain Extended NMOS High Current behavior and ESD protection strategy for HV application in sub 100nm CMOS technologies", Proceedings of International Reliability Physics Symposium, pp. 342-347, 2007.
- [5] Mayank Shrivastava, Jens Schneider, Maryam Shojaei Baghini, Harald Gossner, V. Ramgopal Rao, "A New Physical Insight and 3D Device Modeling of STI Type DENMOS Device Failure under ESD Conditions", IEEE International Reliability Physics Symposium (IRPS), 2009, pp 669-675.

[6] Mayank Shrivastava, S. Bychikhin, D. Pogony, Jens Schneider, M. Shojaei Baghini, Harald Gossner, Erich Gornik, V. Ramgopal Rao, "Filament Study of STI type Drain extended NMOS Device using Transient Interferometric Mapping", IEEE International Electron Device Meeting (IEDM), 2009.

[7] M. Litzenger, C. Furböck, S. Bychikhin, D. Pogony and E. Gornik, "Scanning heterodyne interferometer setup for the time resolved thermal and free carrier mapping in semiconductor devices", IEEE Trans Instrumentation Measurement Vol. 54, 2005, pp. 2438-2445.

[8] Mayank Shrivastava, Jens Schneider, Maryam Shojaei Baghini, Harald Gossner, V. Ramgopal Rao, "Highly resistive body STI: n-DEMOS: An optimized DEMOS device to achieve moving current filaments for robust ESD protection", IEEE International Reliability Physics Symposium (IRPS), 2009, 2009, pp 754-759.